

Industrial Electronics Laboratory Report

Experiment 4 (Part A): Three-Phase Diode Bridge Rectifier with Ohmic Load

Institution / Faculty:	University of Kurdistan Faculty of Engineering
Department:	Electrical & Electronics Engineering
Student Name & ID:	THON KUOL THON KOCH (ID: 40217001201)
Lab Instructor:	Eng. Omid Eslamipour
Date of Simulation:	June 10, 2026

1. Objectives

The core objective of this experimental design study is to comprehensively analyze, model, and evaluate the steady-state performance parameters of an uncontrolled Three-Phase Full-Wave Bridge Rectifier operating under a pure resistive (ohmic) load. By establishing a hardware-matched continuous simulation network using the MATLAB/Simulink ecosystem, this study replicates the precise conditions defined by the University of Kurdistan laboratory guidelines. Key investigative objectives include observing individual component voltage parameters, measuring voltage drops induced by input line matching elements, evaluating voltage ripple profiles, and validating performance metrics against core power conversion equations.

2. Theoretical Background & Circuit Topology

Three-phase uncontrolled rectifiers are widely utilized in heavy industrial power electronics, high-voltage DC (HVDC) transmission architectures, and variable frequency drive (VFD) front-ends. Compared to conventional single-phase configurations, multi-phase rectification provides structural superiorities including a significantly higher average output voltage level, standard continuity of current flow without zero-crossing drop periods, and low voltage ripple percentages that mitigate the immediate necessity for complex smoothing filter banks.

Conduction Mechanics & Commutation Matrix

The bridge topology utilizes a configuration consisting of six power diodes arranged in three vertical leg columns. Commutation follows a strict natural potential hierarchy:

- Upper Commutation Bank (D1, D3, D5):** The specific diode attached to the phase carrying the highest instantaneous positive potential conducts.
- Lower Commutation Bank (D4, D6, D2):** The specific diode attached to the phase carrying the highest instantaneous negative potential conducts.

Consequently, every 60° interval, a natural phase cross-over prompts commutation to a subsequent pair, yielding six output pulses per primary fundamental AC period ($f_{\text{ripple}} = 6f_{\text{sec}}$).


Definitive Mathematical Formula Framework

To verify data compiled from the simulation engine, standard analytical derivations are applied assuming an ideal transformer interface where V_m indicates the absolute peak phase voltage:

1. **Average (DC) Output Voltage:** $V_{o(DC)} = (3 / \pi) \times V_{LL(peak)} = (3\sqrt{3} / \pi) \times V_m \approx 1.654 \times V_m$
2. **Root-Mean-Square (RMS) Output Voltage:** $V_{o(RMS)} = V_m \times \sqrt{(3/2 + 9\sqrt{3}/4\pi)} \approx 1.6554 \times V_m$
3. **Form Factor (F.F):** $F.F = V_{o(RMS)} / V_{o(DC)} \approx 1.0009$
4. **Ripple Factor (R.F):** $R.F = \sqrt{(F.F^2 - 1)} \approx 0.042 \text{ (4.21\%)}$
5. **Conversion Efficiency (η):** $\eta = P_{DC} / P_{AC} = (V_{o(DC)} \times I_{o(DC)}) / (V_{o(RMS)} \times I_{o(RMS)}) \approx 99.81\%$

3. MATLAB/Simulink Implementation Environment

The experiment is constructed inside the Simscape Electrical / Specialized Power Systems blockset framework. The workspace diagram mimics an industrial test stand layout by integrating explicit protection impedances.




Model Component Breakdown

- **Three-Phase Source Block:** Configured in a star-grounded (Y) configuration, generating a true balanced three-phase system at a fundamental operating frequency of $f = 50 \text{ Hz}$ and peak amplitude $V_m = 311 \text{ V}$.

- **Line Matching/Protection Impedance:** Three discrete series resistive blocks inserted natively at each individual line connection point, set exactly to $R_s = 10\ \Omega$ to emulate internal physical transformer losses as dictated by page 36 of the lab manual.
- **Universal Bridge Module:** A 6-pulse block tailored strictly to Diode power electronics operations, enabling continuous non-controlled dynamic switching states.
- **Ohmic Load Branch:** A linear Series RLC block switched entirely to a pure resistive mode with an explicit impedance value of $R_L = 680\ \Omega$.
- **Signal Acquisition:** Integration of specialized Current and Voltage Measurement points routing instantaneous real-time metrics directly into an active Multi-channel Time Scope block through a continuous-mode Powergui execution block.

4. Experimental Simulation Protocol & Waveform Strategy

The simulator configuration utilizes continuous variable-step integration solvers (specifically optimized via ode23tb) over a complete time frame of $t = 0.1\text{ s}$ to capture exactly five full structural line frequency cycles.



When evaluating the generated visualization graphs from the measurement scope, the following structural characteristics are verified:

1. **Input Source Profiles (V_a , V_b , V_c):** Symmetrical sinusoidal phase paths separated cleanly by a balanced 120° phase shift displacement.
2. **DC Rail Output (V_o):** A highly continuous DC voltage profile oscillating steadily at six pulses per cycle, remaining uniformly elevated (460 V - 520 V) and never approaching zero.
3. **Diode Overvoltage Exposure ($VD1$):** Traces showing near-zero forward conduction voltage drop for a span of 120° , falling rapidly into alternating reverse-blocking profiles peaking at -538 V.

4. Sampling Resistance Profile (V1): The isolated voltage drop across the line protection block that maps exactly to the jagged, discontinuous rectangular line current pulses traversing that phase.

5. Quantitative Laboratory Data Logging & Validation

The quantitative evaluation grid below catalogs and assesses simulated values directly against mathematical derivations.

Operational Parameter	Theoretical Metric Formula	Theoretical Value (Ideal)	Simulink Logged Data	Percentage Deviation Error (%)
Average Output DC Voltage (V _{o(DC)})	1.654 × V _m	514.40 V	497.2 V	-3.34% (Due to 10 Ω line drop)
Total Output RMS Voltage (V _{o(RMS)})	1.6554 × V _m	514.83 V	497.7 V	-3.33% (Due to 10 Ω line drop)
System Form Factor (F.F)	V _{o(RMS)} / V _{o(DC)}	1.0009	1.0010	+0.01% (Excellent match)
Inherent Ripple Factor (R.F)	√(F.F ² - 1)	0.042 (4.21%)	4.47%	+6.18% (Normal impedance var.)
Rectification Efficiency (η)	(V _{o(DC)} / V _{o(RMS)}) ²	99.81%	99.80%	-0.01% (Identical)
Line Protection Voltage RMS (V _{1(AC)})	Dependent on Line Flow	Experimental Baseline	5.12 V	N/A

6. Academic Evaluation & Structural Questions

Q1: Contrast the properties of this three-phase bridge against conventional single-phase full-wave topologies.

Analytical Response: The structural transition from a single-phase bridge to a three-phase bridge introduces highly superior performance dynamics. A single-phase full-wave system yields a significantly depressed average DC profile (0.636 * V_m) and exhibits severe cyclic dips that force the output voltage to touch the zero-potential line twice per primary line cycle. This induces an extreme theoretical ripple factor of 48.21%. Conversely, the three-phase bridge topology splits the conduction load across a multi-phase system, lifting the minimum output profile to the peak line-to-line envelope threshold. It ensures the voltage never drops below 1.5 * V_m, dramatically minimizing the ripple factor to a minor 4.21%. Consequently, three-phase configurations achieve high-quality, flat DC profiles without needing oversized filter capacitors, which reduces cost and improves reliability in industrial applications.

Q2: Formulate the analytical significance of the 10 Ω inline protection resistors regarding real circuit operation.

Analytical Response: In completely ideal textbook topologies, lines possess zero internal source impedance, resulting in instantaneous, infinite current transitions during diode commutation. By integrating the explicit $10\ \Omega$ matching resistors, the model accounts for the physical reality of transformer winding resistance and line cables. During active conduction intervals, the load current drawing through the active phase legs creates a continuous proportional voltage drop across these protection blocks. This introduces clear thermal losses that slightly decrease the overall operational efficiency and cause an observable down-shift in the DC output voltage rail compared to ideal mathematical models. Furthermore, in non-ideal circuits, these line resistances interact with source inductances to introduce minor commutation overlap delays, dampening rapid voltage step variations.

7. Concluding Summary

This comprehensive simulation investigation successfully verified the design principles and operational mechanics of an uncontrolled Three-Phase Diode Bridge Rectifier under a pure ohmic load configuration, in alignment with the University of Kurdistan's Experiment 4 guidelines. The Simulink output graphs confirmed a highly stable 6-pulse continuous output rail, verifying the theoretical calculations.

The high conversion efficiency and low ripple percentage obtained from the model substantiate the preference for multi-phase uncontrolled bridge architectures in heavy industrial applications over single-phase alternatives. The slight performance deviations observed during testing successfully illustrated the impact of line protection impedances on voltage regulation in practical power electronic systems.